Yet Another VHDL tool performs parsing, semantic analysis, and elaboration. The goal is to at some point in the future integrate this with the yosys HDL synthesis tool.
Apparently, that's good starting point to develop your own VHDL parser.
https://github.com/rqou/yavhdl
#VHDL #parser #semantic #elaboration
>>Click here to continue<<