OpenSTA - the engine for gate level static timing verifier. As a stand-alone executable it can be used to verify the timing of a design using standard file formats. OpenSTA uses a TCL command interpreter to read the design, specify timing constraints and print timing reports.
Sources, Docs
#TCL #STA #sdc #sdf #spef #timing #analyze #netlist
>>Click here to continue<<
