Bitstream Interpretation Library (BIL) for reading and interpreting bitstream files targeted at Xilinx FPGA:
- Configuration raw data extraction from bitstream files
- XDL design regeneration out of configuration raw data
- Automated configuration mapping analyzation of a device
https://github.com/florianbenz/bil
#Xilinx #bitstream #BIL #XDL #XDLRC #RAW
>>Click here to continue<<
